发明名称 WAFER LEVEL PACKAGE AND METHOD FOR MANUFACTURING THE SAME
摘要 PURPOSE: A wafer level package and a method for fabricating the same are provided to reduce the manufacturing cost of the package by removing the deposition process. CONSTITUTION: A wafer level package comprises a semiconductor chip formed on a surface thereof with bonding pads. A conductive bump(11) is formed on the bonding pads. An insulation adhesive(20) is coated on the surface of the semiconductor chip so as to expose the conductive bump(11). A lead frame(30) having a plurality of filling recesses is bonded to the surface of the semiconductor chip. An underside of the lead frame(30) is electrically connected to the conductive bump(11). An insulation layer(50) formed with a ball land for exposing the lead frame(30) is coated on the upper portion of the lead frame(30) so as to bury the filling recesses. An auxiliary adhesive layer(60) is formed on the ball land. A solder ball(70) is mounted on the auxiliary adhesive layer(60).
申请公布号 KR20010003211(A) 申请公布日期 2001.01.15
申请号 KR19990023416 申请日期 1999.06.22
申请人 HYNIX SEMICONDUCTOR INC. 发明人 PARK, CHANG JUN
分类号 H01L23/12;(IPC1-7):H01L23/12 主分类号 H01L23/12
代理机构 代理人
主权项
地址
您可能感兴趣的专利