发明名称 Voltage level bus translator and safety interlock system for battery modules
摘要 <p>A serial communication interface including a bus voltage level translator and voltage safety interlock system is disclosed. According to a preferred embodiment of the invention, a voltage level translation interface (VLTI) is used to send Uplink and Downlink serial commands and data to a string of battery modules (5) that result in large offset voltages. Through implementation of the VLTI design according to the various exemplary embodiments of the present invention, the addition of as many modules as required to form the desired battery voltage can be accommodated, while using low cost components. No optical couplers are required or other traditional DC blocking devices such as transformers, capacitors, or special isolation amplifiers in order to accommodate the large offset voltages. This is accomplished by level shifting each bit stream of commands up to the high potential of next module in the uplink data stream. Similarly in the downlink each bit stream is level shifted from the present potential to the high potential of the next lower module. &lt;IMAGE&gt;</p>
申请公布号 EP1067393(A2) 申请公布日期 2001.01.10
申请号 EP20000401725 申请日期 2000.06.16
申请人 ALCATEL 发明人 SACK, THOMAS T.
分类号 G01R31/36;G05B23/02;G06F1/28;H01M10/44;H01M10/48;H02J7/00;(IPC1-7):G01R31/36 主分类号 G01R31/36
代理机构 代理人
主权项
地址