PLL synthesizer

摘要

The operating method has a programmable frequency divider (12) inserted in a feedback loop of the phase-locked-loop synthesizer circuit used for determining the output frequency. The programmable frequency divider is operated at a different division value when the phase-locked loop synthesizer circuit is switched from a reception operating mode into a different operating mode, for providing a lower oscillation time constant for the phase- locked-loop synthesizer circuit.