首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
Method of reducing incidence of stress-induced voiding in semiconductor interconnect lines
摘要
申请公布号
US6171947(B2)
申请公布日期
2001.01.09
申请号
US09/209367
申请日期
1998.12.08
申请人
发明人
分类号
主分类号
代理机构
代理人
主权项
地址
您可能感兴趣的专利
Litter and stacking cot
Track score board
Pilaster structures and hinge bracket assemblies
Swimmers safety belts
CALL FORWARDING ARRANGEMENT
MANUFACTURE OF PLATE GLASS
UNBALANCE SWITCH FOR CENTRIFUGAL EXTRACTORS
DOOR PROTECTIVE EDGE
TAPE DISPENSER
LIQUID FUEL ATOMIZER
AUTOMATIC DISPENSER FOR WASHING MACHINE
ROTARY PUMP WITH PRESSURE INTENSIFICATION MEANS
AUTOMATIC STICK PLACER FOR LUMBER STACKS
CHECK VALVE
COUPLING MEANS FOR PIPES
MULTIPLE RECORDING INSTRUMENTS
VEHICLE WEIGHING SYSTEM
CELLULOSIC PRODUCT AND METHOD FOR MAKING SAME
MODIFIED TEXTILE AND INDUSTRIAL FIBERS AND FABRICS AND PROCESS FOR MAKING THEM
DIAZOTYPE PRINTING FOILS