发明名称 Immunity evaluation method and apparatus for electronic circuit device and LSI tester
摘要 An apparatus and a method for checking that an electronic circuit device or an electronic circuit component such as an LSI operates normally or abnormally by applying an input pattern to the electronic circuit device or the electronic circuit component together with electromagnetic noises before comparing an obtained output pattern with an expected pattern so as to judge whether or not the patterns match in order to evaluate immunity to electromagnetic noises (conductive or radiation noises).
申请公布号 US6173427(B1) 申请公布日期 2001.01.09
申请号 US19980100964 申请日期 1998.06.22
申请人 NEC CORPORATION 发明人 TSUKAGOSHI TSUNEO
分类号 G01R31/00;(IPC1-7):G01R31/28 主分类号 G01R31/00
代理机构 代理人
主权项
地址