发明名称 Concurrent erase verify scheme for flash memory applications
摘要 A method for sensing the state of erasure of a flash (EEPROM) memory device. In one embodiment, the source voltage during erase is monitored and compared to a value determined during a characterization procedure. In a second embodiment, the rate of change of the source voltage during erase is determined and compared to a value determined during a characterization procedure. The characterization procedure correlates state of erasure with source voltages and slopes of the rate of change of source voltage versus time curve for the memory cells. The determination of the source voltage and the determination of the rate of change of the source voltage and the associated state of erasure allows modification of the erase procedure.
申请公布号 US6172914(B1) 申请公布日期 2001.01.09
申请号 US19990404078 申请日期 1999.09.23
申请人 ADVANCED MICRO DEVICES, INC. 发明人 HADDAD SAMEER S.;BILL COLIN;VAN BUSKIRK MICHAEL
分类号 G11C16/34;(IPC1-7):G11C16/04 主分类号 G11C16/34
代理机构 代理人
主权项
地址
您可能感兴趣的专利