发明名称 FORMING METHOD FOR A GATE ELECTRODE OF A SEMICONDUCTOR DEVICE
摘要 PURPOSE: A method for forming a gate electrode of a high integrated memory device having a dual gate and a silicide layer is provided to prevent dopant depletion in a gate polysilicon. CONSTITUTION: After a silicon substrate(1) is provided with an isolation layer(2) and a gate oxide(3), an undoped polysilicon layer(4) for a gate electrode is deposited on the gate oxide(3). Next, phosphorus ions are implanted into the polysilicon layer(4) at the first energy, and then arsenic ions are implanted into the polysilicon layer(4) at the second energy smaller than the first energy to prevent a decrease in a concentration of phosphorus ions in the polysilicon layer(4). Thereafter, a silicide layer is deposited on the polysilicon layer(4) and treated by heat. Finally, the silicide layer, the polysilicon layer(4) and the gate oxide(3) are patterned together, resulting in a gate electrode.
申请公布号 KR20010001835(A) 申请公布日期 2001.01.05
申请号 KR19990021309 申请日期 1999.06.09
申请人 HYNIX SEMICONDUCTOR INC. 发明人 LEE, JEONG HO
分类号 H01L21/334;(IPC1-7):H01L21/334 主分类号 H01L21/334
代理机构 代理人
主权项
地址
您可能感兴趣的专利