发明名称 |
BUS SELECTOR AND INTEGRATED CIRCUIT SYSTEM |
摘要 |
<p>The bus selector device 3 is arranged independent of the master chip 1 and substantially at the same distance from the master chip 1 and the slave chips 2a to 2c. In the transmission of data and commands, the master chip 1 outputs a connection information signal indicating the connection of the buses B and Ba to Bc among the chips 1 and 2a to 2c to the bus selector device 3. Based on the connection information signal, the bus selector device 3 switches and selects among the bus connections of the chips 1 and 2a to 2c. Consequently, the buses among the chips 1 and 2a to 2c have an equal and short length, realizing a high-speed data transmission among these chips. In addition, the number of pins in the master chip 1 can be reduced. <IMAGE></p> |
申请公布号 |
EP1063593(A1) |
申请公布日期 |
2000.12.27 |
申请号 |
EP19990939226 |
申请日期 |
1999.03.12 |
申请人 |
MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. |
发明人 |
MARUYAMA, TAKAFUMI;AKAMATSU, HIRONORI;HIRATA, TAKASHI |
分类号 |
G06F13/16;G06F13/40;(IPC1-7):G06F13/16;G06F13/36 |
主分类号 |
G06F13/16 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|