| 摘要 |
<p>The present invention relates to a phase locked loop arrangement in a frequency synthesiser. A signal outputted from a voltage controlled oscillator is locked to a reference oscillator where the frequency of the reference oscillator is a multiple of the frequency of the voltage controlled oscillator. This significantly reduces the phase noise emitted as compared with conventional phased locked loops.</p> |
