| 摘要 |
A test circuit in a memory device includes test data read paths and test data write paths for performing data compression to more quickly test the memory cells in the memory device. The memory device includes first and second banks of memory cells having a redundancy plane defined between the two banks and including at least one data terminal. The test circuit includes a test mode terminal adapted to receive a test mode signal, and a test data write path coupled to a plurality of memory cells in the first and second banks. The test circuit further includes a first test data read path coupled to a plurality of memory cells in the first bank, and a second test data read path coupled to a plurality of memory cells in the second bank. A test data write circuit is coupled to the data terminal and to the test data write path and transfers test data placed on the data terminal over the test data write path to a plurality of memory cells in the first and second banks. A test data read circuit is coupled to the first and second test data read paths. The test data read circuit drives a first error signal active when data on the first test data read path is different from predetermined binary values. The test data read circuit drives a second error signal active when the data on the second test data read path is different from predetermined binary values.
|
