发明名称 |
Data processor |
摘要 |
A data processor including an alternative clock generator for generating, in a power saving mode, an alternative clock signal which is supplied to a peripheral circuit instead of a system clock signal. This enables only the peripheral circuit such as an A/D converter to be put into operation in response to the alternative clock signal in the power saving mode. This solves a problem of a conventional data processor in that it cannot achieve the power saving efficiently because it is unavoidable for the remaining portion of the conventional data processor like a CPU to be involved in a high-rate operation along with the peripheral circuit even if it is desired to operate only the peripheral circuit at a high-rate when releasing the sleep mode or changing the sleep mode to a high-rate mode.
|
申请公布号 |
US6163851(A) |
申请公布日期 |
2000.12.19 |
申请号 |
US19980048995 |
申请日期 |
1998.03.27 |
申请人 |
MITSUBISHI ELECTRIC SYSTEM LSI DESIGN CORPORATION;MITSUBISHI DENKI KABUSHIKI KAISHA |
发明人 |
YAMAZOE, HIROFUMI;SUZUKI, SHINICHI |
分类号 |
G06F1/04;G06F1/06;G06F1/32;(IPC1-7):G06F1/04 |
主分类号 |
G06F1/04 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|