发明名称 TEST GENERATION FOR ANALOG CIRCUITS USING PARTITIONING AND INVERTED SYSTEM SIMULATION
摘要 The present invention relates to a method (10) and apparatus for testing analog and mixed analog digital circuits in which test waveforms are generated for testing the analog circuit. The analog circuit can be represented by a directed circuit graph (60). The directed circuit graph (60) represents nodes of components of the circuit under test connected by directed edges for components having inputs or outputs which effect other components and undirected edges for components in the circuit that are bi-directional. For example, undirected edges are assigned to bi-directional elements such as resistors and capacitors and directed edges are assigned to transistors. The directed graph is partitioned into partitions that carry a signal from the primary inputs toward the primary outputs in the circuit under test. Feedback and local feedback are captured in a single partition. The partition of a faulty component is determined and the operating point of the partition is established to activate the fault. The fault effects on the transfer function of each partition are determined by fault sensitization and fault effect propagation.
申请公布号 WO0075816(A1) 申请公布日期 2000.12.14
申请号 WO2000US14889 申请日期 2000.05.31
申请人 RUTGERS, THE STATE UNIVERSITY OF NEW JERSEY 发明人 BUSHNELL, MICHAEL, L.;RAMADOSS, RAJESH
分类号 G01R31/316;G01R31/3167;(IPC1-7):G06F17/50 主分类号 G01R31/316
代理机构 代理人
主权项
地址