发明名称 PLL oscillating circuit including oscillating circuit with mutual conductance controlled
摘要 A phase locked loop (PLL) oscillating circuit includes a first oscillating circuit, a lock detector and a reference oscillating circuit. The first oscillating circuit generates an oscillation signal with a first frequency, and controls the first frequency based on a reference signal. The lock detector detects phase lock between the oscillation signal and the reference signal to a lock detection signal. The reference oscillating circuit includes a crystal oscillation element, and generates the reference signal. An oscillation state of the reference oscillating circuit is controlled based on the lock detection signal.
申请公布号 US6154097(A) 申请公布日期 2000.11.28
申请号 US19990291675 申请日期 1999.04.14
申请人 NEC CORPORATION 发明人 YOSHIOKA, KENJI
分类号 H03B5/32;H03L7/08;H03L7/10;H03L7/18;(IPC1-7):H03L7/06 主分类号 H03B5/32
代理机构 代理人
主权项
地址
您可能感兴趣的专利