Delay locked loop device of the semiconductor circuit

摘要

Delay Locked Loop device generates an internal clock by receiving an external clock. Multiplexer is provided to receive N delay signals outputted from the first to Nth delay elements which receives the external clock. The Delay Locked Loop device generates the internal clock by selecting one of the N delay signals. The phase of the internal clock follows the phase of the external clock.