发明名称 |
Semiconductor device with improved planarity and reduced parasitic capacitance |
摘要 |
In a semiconductor device and a method of manufacturing the same, a dummy region which can suppress occurrence of a parasitic capacity can be provided for reducing a difference in level without increasing manufacturing steps in number. A semiconductor substrate is provided at its main surface with an isolation region formed by a trench, and a dummy region leaving the main surface is formed in the isolation region for the purpose of reducing an influence by the difference in level in a later step. The dummy region includes p- and n-type impurity regions each extending a predetermined depth from the surface. Since a pn junction occurs at the bottom of the impurity region, a depletion layer spreads in the pn junction, and thereby reduces a parasitic capacity between the dummy region and a conductive interconnection located in a crossing direction at a higher position. The impurity regions and source/drain regions of p- and n-channel transistors in active regions are simultaneously formed by impurity implantation.
|
申请公布号 |
US6153918(A) |
申请公布日期 |
2000.11.28 |
申请号 |
US19980138017 |
申请日期 |
1998.08.21 |
申请人 |
MITSUBISHI DENKI KABUSHIKI KAISHA |
发明人 |
KAWASHIMA, HIROSHI;OKADA, MASAKAZU;YAMADA, KEIICHI;HIGASHITANI, KEIICHI |
分类号 |
H01L21/762;H01L21/8234;(IPC1-7):H01L29/00 |
主分类号 |
H01L21/762 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|