发明名称 SCAN TEST CIRCUIT AND SEMICONDUCTOR INTEGRATED CIRCUIT USING IT
摘要 PROBLEM TO BE SOLVED: To accurately execute an operation test in an integrated circuit including an asynchronous circuit part with a simple configuration. SOLUTION: This scan test circuit 100 has a D-type flip-flop 102, a selector 104 for switching an operation mode, a delay circuit 106 inserted along a scan path 110, and a delay circuit 108 inserted along a clock path 112. The selector 104 switches data input between a normal operation and a scan operation on the basis of a mode select signal. That is, the selector 104 inputs normal data in the normal operation, while inputting a testing scan signal in the scan operation.
申请公布号 JP2000321331(A) 申请公布日期 2000.11.24
申请号 JP19990129103 申请日期 1999.05.10
申请人 SUMITOMO METAL IND LTD 发明人 WAKAMIYA HIDEYUKI;INADA HIROFUMI
分类号 G06F11/22;G01R31/28;H01L21/822;H01L27/04 主分类号 G06F11/22
代理机构 代理人
主权项
地址