发明名称 |
Symbol timing recovery based on adjusted, phase-selected magnitude values |
摘要 |
A digital communication receiver (10) includes a magnitude-based symbol synchronizer (38) which separates complex phase attributes from magnitude attributes. The phase attributes are processed by a phase processor (78) which identifies clock adjustment opportunities. The magnitude attributes are processed by a magnitude processor (76) that generates a phase error estimate signal (82), which in turn drives a clock generator (24) in a phase locked loop (54) to achieve symbol synchronization in a non-data-directed manner. An additional adjustment feedback loop (114, 128) includes a phase error offset generator (52) and operates in conjunction with the phase locked loop (54) to allow the phase locked loop (54) to achieve lock and a robust operating point in spite of distortion in a received input analog signal (12). |
申请公布号 |
AU4467900(A) |
申请公布日期 |
2000.11.17 |
申请号 |
AU20000044679 |
申请日期 |
2000.04.18 |
申请人 |
SICOM, INC. |
发明人 |
BRUCE A COCHRAN;RONALD D MCCALLISTER |
分类号 |
H03L7/091;H04L7/00;H04L7/02 |
主分类号 |
H03L7/091 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|