发明名称 MULTILAYERED PRINTED BOARD
摘要 PROBLEM TO BE SOLVED: To secure connection reliability between a lower-layer conductor circuit and an upper-layer conductor circuit as a whole in a multilayered wiring board, even when connection defects occur in some of a plurality of via holes by collectively forming the via holes at formation of via holes through the interlayer insulating layer, on which the upper-layer conductor circuit is formed by a semi-aditive method. SOLUTION: A multilayered printed wiring board is constituted, in such a way that when a connection pad 12 formed on an insulating substrate or the substrate 11 of a printed wiring board is connected to a connection pad 17 formed on an interlayer insulating layer 14 and the connection pad 17 is connected to a connection 26 in an upper-layer conductor circuit 24 formed on an interlayer insulating layer 20, a plurality of via holes 16 and 22 can be formed collectively to share the land.
申请公布号 JP2000315867(A) 申请公布日期 2000.11.14
申请号 JP20000122732 申请日期 2000.04.24
申请人 IBIDEN CO LTD 发明人 KAWAMURA YOICHIRO
分类号 H05K1/11;H05K1/02;H05K3/46;(IPC1-7):H05K3/46 主分类号 H05K1/11
代理机构 代理人
主权项
地址
您可能感兴趣的专利