发明名称 Method and apparatus for cascading content addressable memory devices
摘要 A method and apparatus for cascading content addressable memory (CAM) devices is disclosed. The method and apparatus may be particularly useful when depth cascading CAM devices that operate in a flow-through mode. In the flow-through mode, a compare instruction may be simultaneously provided to each CAM device in the cascade, and the match address, data stored at the matched location, or other status information may then be output to a common output data bus by the highest priority matching CAM device in the same cycle that the instruction is provided to the CAM devices. Each CAM device may have a cascade input and a cascade output to perform the cascade function. The cascade output of a higher priority CAM device may be connected to the cascade input of the next lower priority CAM device. The higher priority CAM device may assert a cascade signal on its cascade output at a predetermined time after receiving an input signal (e.g., a clock signal). Asserting the cascade signal may indicate that the higher priority CAM device has completed the compare instruction. When the lower priority CAM device detects that the cascade signal has been asserted on its cascade input, the lower priority CAM device may sample the match flag of the higher priority CAM device to determine if the lower priority CAM device may output its data to the common output data bus.
申请公布号 US6148364(A) 申请公布日期 2000.11.14
申请号 US19970001110 申请日期 1997.12.30
申请人 NETLOGIC MICROSYSTEMS, INC. 发明人 SRINIVASAN, VARADARAJAN;NATARAJ, BINDIGANAVALE S.;KHANNA, SANDEEP
分类号 G11C15/00;G11C15/04;(IPC1-7):G06F12/02 主分类号 G11C15/00
代理机构 代理人
主权项
地址