发明名称 System for parallel port with direct memory access controller for developing signal to indicate packet available and receiving signal that packet has been accepted
摘要 The parallel or printer port in a personal computer can receive data from the memory under the control of the direct memory access (DMA) controller, releasing processor resources. The processor enables the parallel port, which then indicates to the DMA controller the desire to transfer data. A state machine in the parallel port, along with associated circuitry, responds to the transfer of the data to the parallel port and then controls the transfer of the data to the attached device, usually a printer. The state machine causes an interrupt to the processor when the transfer is complete or on receipt of errors from the external device. The state machine also communicates with the DMA controller to repeat the transfer process until the transfer is complete or an error occurs. Various DMA channels and parallel port locations can be used. Direct transfers by the processor are blocked during DMA controller handled transfers.
申请公布号 US6138184(A) 申请公布日期 2000.10.24
申请号 US19990286806 申请日期 1996.04.06
申请人 COMPAQ COMPUTER CORPORATION 发明人 JIRGAL, JAMES J.
分类号 G06F3/12;G06F13/28;G06F13/42;(IPC1-7):G06F13/14 主分类号 G06F3/12
代理机构 代理人
主权项
地址
您可能感兴趣的专利