发明名称 MULTILAYER CIRCUIT SUBSTRATE AND MANUFACTURE THEREOF
摘要 PROBLEM TO BE SOLVED: To improve the heat resistance property of a junction metal by using tin plating with copper ground as the junction metal of a via for electrically connecting a plurality of adjacent circuit boards and forming a tin/copper alloy for electrical connection. SOLUTION: A copper foil 102 is affixed to a polyimide film 101 as an insulation layer, a laser beam is applied from the reverse side of the film 101, and a blind via 103 where the surface copper foil 102 becomes a stopper is formed. A copper via 104 is formed so that a salient electrode can be formed by filling plating copper into the via 103. After that, a protective film 106 is affixed to the reverse side of the film 101, and a photolithographic process is made, thus allowing a resist 107 to remain at a required part. With the resist 107 as a mask, unwanted copper is eliminated by etching and a copper foil pattern 108 is formed, then a tin layer is laminated, and further an adhesive film 110 is affixed to the reverse side of the film 101 and is subjected to thermocompression bonding, thus forming a tin/copper alloy for electrical connection.
申请公布号 JP2000294933(A) 申请公布日期 2000.10.20
申请号 JP19990097141 申请日期 1999.04.05
申请人 HITACHI LTD;HITACHI CABLE LTD 发明人 ISHINO MASAKAZU;TENMYO HIROYUKI;ONDA MAMORU;SATO TAKASHI
分类号 H05K3/46;(IPC1-7):H05K3/46 主分类号 H05K3/46
代理机构 代理人
主权项
地址
您可能感兴趣的专利