发明名称 |
Family of logic circuits emploting mosfets of differing thershold voltages |
摘要 |
This invention involves logic circuits formed of metal oxide semiconductor field effect transistors having differing threshold voltages. In a first embodiment, the logic circuit includes a first and a second series connection. The first series connection between a first supply voltage and an output node consists of a source-drain path of an N-channel transistor having a high threshold voltage and a pull-down conditional conduction path of a pull-down network constructed exclusively of transistors having a low threshold voltage. The second series connection between said supply voltage and said output node consists of a source-drain path of a P-channel transistor having the high threshold voltage and a pull-up conditional conduction path of a pull-up network constructed exclusively of transistors having the low threshold voltage. The two high threshold voltage MOSFETs receive at their respective gates inverse signals so that either both are conducting or both are off. The pull-down network and pull-up network each receives input signals which control whether they conduct. These input signals are preferably selected so that the pull-down network and pull-up network do not conduct simultaneously. The two parts of each series connection may be in either order. The first input signal is preferably a clock signal. The pull-down network is preferably constructed exclusively of N-channel transistors. The pull-up network is preferably constructed exclusively of P-channel transistors.
|
申请公布号 |
US6133762(A) |
申请公布日期 |
2000.10.17 |
申请号 |
US19980050402 |
申请日期 |
1998.03.30 |
申请人 |
TEXAS INSTRUMENTS INCORPORATED |
发明人 |
HILL, ANTHONY M.;KO, UMING |
分类号 |
H03K17/30;H03K19/094;H03K19/0948;H03K19/096;H03K19/173;(IPC1-7):H03K19/94;H03K19/96;H03K19/175 |
主分类号 |
H03K17/30 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|