发明名称 Method and device for automatic simulation verification
摘要 A method and device for automatically verifying results of a simulation is disclosed. External stimuli are applied to a device under test and observed output is generated in response thereto. The observed output is applied to a non-cycle accurate model of the device comprising procedures which simulate significant events corresponding to the significant events of the observed output. Verification conditions are set according to the aspects of the device under test which are being tested and the verification conditions are applied to the output from the non-cycle accurate model. The verification conditions are associated with a procedure of the model such that the verification condition is verified before or after execution of the procedure. In addition, the verification conditions may be executed at the end of the simulation to ensure that all events which should have occur, have occurred. It is possible to control which observed outputs are applied to the model so that a user can interactively observe changes in the state of the model. If a verification condition is not satisfied, an error flag is raised marking a part of the model output which did not satisfy a verification condition.
申请公布号 US6131079(A) 申请公布日期 2000.10.10
申请号 US19970941718 申请日期 1997.10.01
申请人 LSI LOGIC CORPORATION 发明人 SMITH, MICHAEL B.
分类号 G06F17/50;(IPC1-7):G06G7/62 主分类号 G06F17/50
代理机构 代理人
主权项
地址