发明名称 Semiconductor integrated circuit device, process for fabricating the same, and apparatus for fabricating the same
摘要 Herein disclosed is a semiconductor integrated circuit device fabricating process for forming MISFETs over the principal surface in active regions of a substrate, which are surrounded by inactive regions formed of an element separating insulating film and channel stopper regions. The disclosed process includes forming insulating films over wiring lines including uppermost wiring lines, the uppermost wiring lines having gaps between adjacent uppermost wiring lines. The insulating films include forming a silicon oxide film over the wiring lines and in the gaps between adjacent uppermost wiring lines, and forming a silicon nitride film over the silicon oxide film, the silicon nitride film being formed by plasma chemical vapor deposition. The silicon oxide film is formed to have a thickness of at least one-half of the gap between adjacent uppermost wiring lines, with the silicon nitride film being thicker than the silicon oxide film.
申请公布号 US6127255(A) 申请公布日期 2000.10.03
申请号 US19970943729 申请日期 1997.10.03
申请人 HITACHI, LTD.;HITACHI VLSI ENGINEERING CORP. 发明人 SUGIURA, JUN;TSUCHIYA, OSAMU;OGASAWARA, MAKOTO;OOTSUKA, FUMIO;TORII, KAZUYOSHI;ASANO, ISAMU;OWADA, NOBUO;HORIUCHI, MITSUAKI;TAMARU, TSUYOSHI;AOKI, HIDEO;OTSUKA, NOBUHIRO;SHIRAI, SEIICHIROU;SAGAWA, MASAKAZU;IKEDA, YOSHIHIRO;TSUNEOKA, MASATOSHI;KAGA, TORU;SHIMMYO, TOMOTSUGU;OGISHI, HIDETSUGU;KASAHARA, OSAMU;ENAMI, HIROMICHI;WAKAHARA, ATSUSHI;AKIMORI, HIROYUKI;SUZUKI, SINICHI;FUNATSU, KEISUKE;KAWASAKI, YOSHINAO;TUBONE, TUNEHIKO;KOGANO, TAKAYOSHI;TSUGANE, KEN
分类号 G03F7/20;G03F9/00;H01L21/02;H01L21/285;H01L21/336;H01L21/76;H01L21/768;H01L21/8238;H01L21/8242;H01L23/29;H01L23/495;H01L23/525;H01L23/532;H01L23/544;H01L27/092;H01L27/10;H01L27/108;H01L29/78;(IPC1-7):H01L21/476;H01L21/469 主分类号 G03F7/20
代理机构 代理人
主权项
地址