摘要 |
Herein disclosed is a semiconductor integrated circuit device fabricating process for forming MISFETs over the principal surface in active regions of a substrate, which are surrounded by inactive regions formed of an element separating insulating film and channel stopper regions. The disclosed process includes forming insulating films over wiring lines including uppermost wiring lines, the uppermost wiring lines having gaps between adjacent uppermost wiring lines. The insulating films include forming a silicon oxide film over the wiring lines and in the gaps between adjacent uppermost wiring lines, and forming a silicon nitride film over the silicon oxide film, the silicon nitride film being formed by plasma chemical vapor deposition. The silicon oxide film is formed to have a thickness of at least one-half of the gap between adjacent uppermost wiring lines, with the silicon nitride film being thicker than the silicon oxide film.
|
申请人 |
HITACHI, LTD.;HITACHI VLSI ENGINEERING CORP. |
发明人 |
SUGIURA, JUN;TSUCHIYA, OSAMU;OGASAWARA, MAKOTO;OOTSUKA, FUMIO;TORII, KAZUYOSHI;ASANO, ISAMU;OWADA, NOBUO;HORIUCHI, MITSUAKI;TAMARU, TSUYOSHI;AOKI, HIDEO;OTSUKA, NOBUHIRO;SHIRAI, SEIICHIROU;SAGAWA, MASAKAZU;IKEDA, YOSHIHIRO;TSUNEOKA, MASATOSHI;KAGA, TORU;SHIMMYO, TOMOTSUGU;OGISHI, HIDETSUGU;KASAHARA, OSAMU;ENAMI, HIROMICHI;WAKAHARA, ATSUSHI;AKIMORI, HIROYUKI;SUZUKI, SINICHI;FUNATSU, KEISUKE;KAWASAKI, YOSHINAO;TUBONE, TUNEHIKO;KOGANO, TAKAYOSHI;TSUGANE, KEN |