发明名称 |
Synchronous semiconductor memory device allowing control of operation mode in accordance with operation conditions of a system |
摘要 |
For a write operation, a synchronous semiconductor memory device in a single-data-rate SDRAM operation mode selects a memory cell column in accordance with a column select signal produced from a write clock produced in synchronization with an external clock signal without shifting the write clock. In a double-data-rate SDRAM operation mode, the synchronous semiconductor memory device selects the memory cell column in accordance with the column select signal produced from the write clock produced in synchronization with the external clock signal and shifted by selected clocks.
|
申请公布号 |
US6125078(A) |
申请公布日期 |
2000.09.26 |
申请号 |
US19990305748 |
申请日期 |
1999.05.06 |
申请人 |
MITSUBISHI DENKI KABUSHIKI KAISHA |
发明人 |
OOISHI, TSUKASA;ISHIKAWA, MASATOSHI;TOMISHIMA, SHIGEKI |
分类号 |
G11C11/407;G11C7/10;G11C11/4076;(IPC1-7):G11C8/00 |
主分类号 |
G11C11/407 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|