发明名称 Contact monitor, method of forming same and method of analyzing contact-, via-and/or trench-forming processes in an integrated circuit
摘要 Methods for monitoring defects in a process for forming a contact hole, via or trench in a layer of a device in an integrated circuit includes the steps of forming a sacrificial topology on a substrate by duplicating at least a portion of a structure of the device while substituting a material substantially free of elemental silicon for any elemental silicon present in the device to be monitored, etching the sacrificial topology at least to the substrate, removing at least a portion of the sacrificial topology, and inspecting the substrate using a wafer surface inspection tool. The substituted material, such as a dielectric material, can be easily etched and removed from the substrate, as compared to polysilicon. The etching step preferably creates an indentation in the substrate that is readily detectable by the wafer surface inspection tool. The etching step is preferably a selective etching step, having a selectivity of at least 10:1. The actual devices are then formed using the same or substantially the same process parameters as were used in forming the sacrificial topology of the monitor according to the present invention, thus insuring that properly formed contact holes, vias and/or trenches will also be formed in the actual device or devices.
申请公布号 US6121156(A) 申请公布日期 2000.09.19
申请号 US19980204215 申请日期 1998.12.02
申请人 CYPRESS SEMICONDUCTOR CORPORATION 发明人 SHAMBLE, EDWARD M.;BOONSTRA, THOMAS;BROWNELL, DAVID J.;CROW, DAVID A.
分类号 H01L21/60;H01L21/66;H01L21/768;(IPC1-7):H01L21/00 主分类号 H01L21/60
代理机构 代理人
主权项
地址