发明名称 CIRCUIT FOR RESTORING DATA AND CLOCK
摘要 PURPOSE: A circuit for restoring data and a clock is provided to restore the data and the clock by simultaneously performing a clock restoration, a data restoration, and a data decision, and to supply a quick/stable clock by synchronizing an output of a first voltage controlling oscillator synchronized by a substantial clock signal and input data through a charge pump phase locked loop(PLL). CONSTITUTION: A circuit for restoring data and a clock comprises a data signal restorer(21), a delay Flip-Flop(DF/F)(22), a low pass filter(LPF)(24), a first voltage controlling oscillator(25), a phase frequency detector(26), a charge pump block(27), a loop filter(28), and a second voltage controlling oscillator(29). The data signal restorer restores receiving data including distorted data. The DF/F receives the restored data to output data reproduced by a feedback restoring clock. The phase detector receives signals of the DF/F and the data signal restorer, and detects phases of the signals. The LPF performs a low pass filtering process for the signals. The first voltage controlling oscillator oscillates frequencies by using the filtered signals. The phase frequency detector receives the oscillated frequencies and signals of the feedback restoring clock, and detects phase frequencies. The charge pump block pumps charges by up/down control signals output from the phase frequency detector. The loop filter filters signals of the charge pump block. The second voltage controlling oscillator outputs a clock restored by the filtered signals.
申请公布号 KR20000056356(A) 申请公布日期 2000.09.15
申请号 KR19990005605 申请日期 1999.02.19
申请人 HYUNDAI MICRO ELECTRONICS CO., LTD. 发明人 LEE, JEONG BONG
分类号 H04B10/60;H04B10/00;(IPC1-7):H04B10/06 主分类号 H04B10/60
代理机构 代理人
主权项
地址