发明名称 |
Differentiating circuit and clock generator circuit using the differentiating circuit |
摘要 |
A differentiating circuit and a clock generating circuit that do not include unwanted frequency components in a differentiated signal. An inverted signal of an NRZ (Non Return Zero) data signal is delayed by a fixed time in a delay circuit and added to a non inverted signal to generate a differentiated signal. A clock signal is generated by driving a resonator using a rectified signal produced by full wave rectifying the differentiated signal. At this time, resonant components arising due to impedance mismatching are removed by providing a LPF.
|
申请公布号 |
US6115430(A) |
申请公布日期 |
2000.09.05 |
申请号 |
US19980026159 |
申请日期 |
1998.02.19 |
申请人 |
OKI ELECTRIC INDUSTRY CO., LTD. |
发明人 |
TANAKA, KAZUO;SATOH, HIDEAKI |
分类号 |
H03K5/1532;H03M5/06;H04L7/027;(IPC1-7):H04L25/06 |
主分类号 |
H03K5/1532 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|