发明名称 SEMICONDUCTOR MEMORY
摘要 PROBLEM TO BE SOLVED: To decrease the number of address signal lines and data lines to be wired, to make the wiring simplified, to reduce circuit area, and to facilitate timing control. SOLUTION: In a semiconductor memory having a block-write function and a column mask function, by providing an AND gate 6 and an OR gate 7 in a Y main decoder 2 as a means setting a column mask, at the time of performing block-write, all bit low level signals have only to be sent to the Y main decoder 2 from a pre-decoder 1 to perform block-write. It is not required for signals, whose different column masks are already set for each main decoder, to be sent individually. And also, data for setting the column mask have not to be sent to a control circuit having the pre-decoder 1.
申请公布号 JP2000235788(A) 申请公布日期 2000.08.29
申请号 JP19990070645 申请日期 1999.02.10
申请人 NIPPON FOUNDRY INC 发明人 TAKAHASHI YASUHIKO
分类号 G11C11/407;G11C11/401;(IPC1-7):G11C11/401 主分类号 G11C11/407
代理机构 代理人
主权项
地址