| 摘要 |
A digital pulse width modulation circuit (300) and method includes a first pulse width clock signal (fh) modulated by a second pulse width clock signal (fv) that represents a converted analog voltage input. The first and second pulse width signals are provided to a counter (312) that counts to a predetermined gate count, wherein an output pulse width signal is provided that is in proportion to the analog voltage input.
|
