发明名称 Column address strobe signal generator for synchronous dynamic random access memory
摘要 A column address strobe signal generator for a synchronous dynamic random access memory with at least two internal banks, comprising a column address strobe signal active input stage for allowing a column address strobe signal to enter an active state, a column address strobe signal precharge input stage for allowing the column address strobe signal to enter a precharge state, and a bank select address input stage for selecting an external bank select address signal when a test mode signal is at an inactive state and an internal bank select address signal from a refresh counter when the test mode signal is at an active state, to allow a bank specified by the column address strobe signal to be the same as that specified by a row address strobe signal in a test mode where the refresh counter is tested, the internal bank select address signal being one of row addresses from the refresh counter. According to the present invention, the column address strobe signal generator can solve discordance between bank select addresses when the row address strobe signal and column address strobe signal are generated in the test mode operation of the SDRAM.
申请公布号 US6108248(A) 申请公布日期 2000.08.22
申请号 US19970828494 申请日期 1997.04.04
申请人 HYUNDAI ELECTRONICS INDUSTRIES CO., LTD. 发明人 OH, JONG HOON
分类号 G11C11/401;G11C7/10;G11C7/22;G11C11/406;G11C11/407;G11C11/4076;G11C29/02;G11C29/08;(IPC1-7):G11C7/00 主分类号 G11C11/401
代理机构 代理人
主权项
地址