发明名称 |
Multi-bus multi-data transfer protocols controlled by a bus arbiter coupled to a CRC signature compactor |
摘要 |
A test system resident in a highly integrated chip having a multi-bus architecture and data transfer protocols among a plurality of modules comprising a plurality of buses, each of the buses having multiple data lines for transferring data based on the data transfer protocols, a multiplexer coupled to the plurality of buses for multiplexing the data onto parallel lines and a CRC signature compactor coupled to the parallel lines for receiving the data. The CRC signature compactor compresses the data and (1) provides a fault-free signature representative of the data in a known fault-free chip, and (2) provides another signature representative of the data in a chip under test, wherein the two signatures are compared to determine whether a fault exists in the chip under test.
|
申请公布号 |
US6105154(A) |
申请公布日期 |
2000.08.15 |
申请号 |
US19980087837 |
申请日期 |
1998.05.29 |
申请人 |
LUCENT TECHNOLOGIES, INC. |
发明人 |
WANG, ANDREW A.;WEBER, MICHAEL J. |
分类号 |
G01R31/3185;(IPC1-7):G06F11/277;G06F13/14;H04B17/00 |
主分类号 |
G01R31/3185 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|