发明名称 MONOLITHIC MOS-SC CIRCUIT
摘要 With regard to a significant reduction in the tolerance range or margin to be taken into account in the design of a switched-capacitor circuit which is monolithically integrated by means of enhancement-mode insulated-gate field-effect transistors there is provided at least one opamp. This opamp contains a resistor which determines its quiescent current and is realized as a transistor operated in the permanently current-conducting state. An on-chip clock oscillator generates a clock signal. This oscillator is either an RC clock oscillator, whose frequency is determined by an oscillator resistor, which is realized as a transistor operated in the permanently current-conducting state, and an oscillator capacitor, or a current-controlled clock oscillator, whose frequency is determined by the quiescent current of the opamp. At least one capacitor is charged or discharged during operation by the opam via at least one switch in the form of a transistor clocked by the clock signal.
申请公布号 CA2216725(C) 申请公布日期 2000.08.08
申请号 CA19972216725 申请日期 1997.09.29
申请人 VEGA GRIESHABER KG;ENVEC MESS- UND REGELTECHNIK GMBH + CO.;ENDRESS + HAUSER GMBH + CO.;KAVLICO CORPORATION 发明人 SEESINK, PETRUS H.
分类号 H03K3/02;H03H19/00;(IPC1-7):H03H11/00;H03M1/00 主分类号 H03K3/02
代理机构 代理人
主权项
地址