| 摘要 |
The track counter circuit of the present invention is for counting tracks. The circuit indicates a circuit for generating a first signal indicating a first track has been crossed and a second signal indicating a second track has been crossed after the first track, a circuit for determining when a third track should have been crossed and generating a missing signal to indicate the third track, a circuit for determining a valid track period based on the first signal and the second signal, and a circuit for maintaining the valid track period when said missing signal is generated. The track counter circuit for counting tracks may use the first signal as a MIRR signal. Additionally, the second signal may be a MIRR signal.
|
