Pointer circuit with low surface requirement high speed and low power loss

摘要

In the pointer circuit, only one static memory (1) is respectively individually allocated to each output ( . . . , An-1, An, An+1, . . . ), of which each respectively has a pair of mutually complementary memory terminals (Q, +E,ovs Q+EE ). The two terminals are in two stored logical states ("1," "0") differing from one another. A memory terminal (Q) of each memory is connected with the output allocated to this memory. The memories are controlled by clock signals. This results in advantageous surface requirement and power loss low, as well as high speed.