| 摘要 |
PROBLEM TO BE SOLVED: To provide a Schmitt trigger circuit capable of reducing power consumption and being hardly influenced by noise. SOLUTION: A first latch circuit 10 is constituted of NOR gates 101 and 102 and operated by a first logical threshold VH. A second latch circuit 20 is constituted of NAND gates 201 and 202 and operated by a second logical threshold VL. The logical thresholds VH and VL are in the relation of VH>VL. Thus, in the process of changing in an input voltage IN, the time during which current flows through the element of the NOR gates and the NAND gates, etc., is shortened and thus, the power consumption is reduced. Also, since the time during which current flows is shortened, the channel width of a MOS transistor for constituting the NAND gates or the like is increased by a certain degree, impedance on the input side of an inverter 30 is lowered and thus, the influence of the noise is reduced.
|
