发明名称 PROCESSOR
摘要 PROBLEM TO BE SOLVED: To obtain a processor which ensures the concurrence of data by allowing another CPU module to read data out of a common data area, when an in-output flag is off and allowing the CPU module to write data to the common data area, when the in-input flag is off. SOLUTION: When the in-input flags of a flag part 13 are all off, a CPU 11 reads desired data to be shared out of a data area 121 and writes them to the common data area 122. When an in-output flag of the flag part 13 is off, a CPU 21 reads the data out of the common data area 122 and writes them to a data area 221. Thus, when the in-output flag of the flag part of a CPU module 1 is off, a CPU module 2 reads data out of the common data area 122, and when the in-input flags of the flag part 13 are all off, a CPU module 1 writes data to the common data area 122. The concurrency of data can therefore be guaranteed.
申请公布号 JP2000207275(A) 申请公布日期 2000.07.28
申请号 JP19990002973 申请日期 1999.01.08
申请人 YOKOGAWA ELECTRIC CORP 发明人 YAMADA HIROBUMI
分类号 G06F12/14;G06F9/46;G06F12/00;G06F15/177;G06F21/02;(IPC1-7):G06F12/00 主分类号 G06F12/14
代理机构 代理人
主权项
地址