发明名称 Fully integrated linear regulator with Darlington bipolar output stage
摘要 <p>A linear regulator with Darlington bipolar output stage comprising: a starting circuit (6), which is connected to a voltage input terminal (Vin) of the regulator and is suitable to drive a first current source, a second current source and a third current source (Iref1, Iref2, Iref3); and an output stage, constituted by two Darlington-connected transistors (Q3, Q4); the particularity of which is that it further comprises means (10) for generating a reference voltage whose value is equal to a chosen output voltage value (Vout) of the regulator, the means being connected to an adjustment loop which is configured as a voltage follower (11, 12, Q3, Q4), the adjustment loop comprising error amplifier means (11) which are connected to the starting circuit (6) and to the output stage (Q3, Q4), the error amplifier means (11) having an inverting terminal which is connected to the output terminal (Vout) of the regulator. &lt;IMAGE&gt;</p>
申请公布号 EP1022839(A1) 申请公布日期 2000.07.26
申请号 EP19990830018 申请日期 1999.01.21
申请人 STMICROELECTRONICS S.R.L. 发明人 PERILLO LEONARDO
分类号 G05F1/56;H02J7/00;(IPC1-7):H02J7/00 主分类号 G05F1/56
代理机构 代理人
主权项
地址
您可能感兴趣的专利