发明名称 |
METHOD FOR FORMING DUAL GATE ELECTRODE |
摘要 |
PURPOSE: A method for forming a dual gate electrode is provided to adjust the threshold voltage of the transistor by using a TED(transient enhanced diffusion) effect. CONSTITUTION: A method for forming a dual gate electrode according to the present invention includes following steps. At the firth step, an n-well(33) as well as a p-well(35) are formed on a first gate electrode region and a second a second gate electrode on the semiconductor device, respectively. At the second step, a first gate insulation layer(41) is formed on the surface of the result of the first step. At the third step, a photoresist pattern(43) is formed on the surface of the first gate insulation layer by using an exposure and development process. At the forth step, a 4-valence impurity is implanted on the surface of the semiconductor substrate by using the photoresist pattern as a mask. At the fifth step, a first gate insulation layer(41) is etched. At the sixth step, a second gate insulation layer(49) is formed by thermo-manipulating the semiconductor substrate.
|
申请公布号 |
KR20000046949(A) |
申请公布日期 |
2000.07.25 |
申请号 |
KR19980063684 |
申请日期 |
1998.12.31 |
申请人 |
HYUNDAI ELECTRONICS IND. CO., LTD. |
发明人 |
KIM, GWANG SU;PARK, JAE YEONG |
分类号 |
H01L21/31;(IPC1-7):H01L21/31 |
主分类号 |
H01L21/31 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|