发明名称 Method of forming source and drain regions in complementary MOS transistors
摘要 A method of forming a complementary metal-oxide-semiconductor (CMOS) integrated circuit, and the integrated circuit so formed, are disclosed. After the formation of a p-type well (4) and an n-type well (6) into which the transistors are to be formed; and gate structures (8n, 8p) overlying the surfaces of these wells (4, 6), a doped insulating layer (20) is formed overall, for example by way of chemical vapor deposition. The doped insulating layer (20) is, according to the preferred embodiment of the invention, silicon dioxide that is doped with boron. In the preferred embodiment of the invention, the portion of the doped insulating layer (20) overlying the p-type well (4) is removed, and ion implantation of n-type dopant is then performed. The remaining portion of the doped insulating layer (20) protects the n-type well (6) from the n-type ion implantation steps. The structure is then heated to diffuse dopant from the doped insulating layer (20) into n-type well (6) at its surface, in a self-aligned manner relative to the gate structure (8n) thereat. The process provides a CMOS structure that can be fabricated with at least one fewer photolithography operation than in conventional methods.
申请公布号 US6093595(A) 申请公布日期 2000.07.25
申请号 US19980162716 申请日期 1998.09.29
申请人 TEXAS INSTRUMENTS INCORPORATED 发明人 KURINO, HIROYUKI
分类号 H01L21/8238;(IPC1-7):H01L21/823 主分类号 H01L21/8238
代理机构 代理人
主权项
地址