发明名称 |
Computer processor with a replay system having a plurality of checkers |
摘要 |
A computer processor includes a multiplexer having a first input, a second input, a third input, and an output. The processor further includes a scheduler coupled to the multiplexer first input, an execution unit coupled to the multiplexer output, and a replay system that has an input coupled to the multiplexer output. The replay system includes a first checker coupled to the replay system input and the second multiplexer input, and a second checker coupled to the first checker and the third multiplexer input. |
申请公布号 |
US6094717(A) |
申请公布日期 |
2000.07.25 |
申请号 |
US19980126658 |
申请日期 |
1998.07.31 |
申请人 |
INTEL CORP. |
发明人 |
MERCHANT, AMIT A.;SAGER, DAVID J.;BOGGS, DARRELL D.;UPTON, MICHAEL D. |
分类号 |
G06F9/38;(IPC1-7):G06F9/38 |
主分类号 |
G06F9/38 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|