| 摘要 |
PURPOSE: A multiplexing transfer circuit is provided to generate an output transfer signal having the same speed as that of summing speeds of respective input transfer signals. CONSTITUTION: A multiplexing transfer circuit comprises a multiplexing part(100) and a demultiplexing part(200). The multiplexing part(100) consists of a frame alignment signal detector(111), a frame alignment signal generator(113), a frame alignment signal inserter(115), a control part(117) and a multiplexer(119). The frame alignment signal detector(111) detects a frame alignment signal of a first input transfer signal to output a frame alignment signal generation control signal in response thereof. The frame alignment signal inserter(115) removes a frame alignment signal of the first input transfer signal, and inserts the frame alignment signal from the detector(111) in the removed portion. The multiplexer(119) receives an output signal of the frame alignment signal inserter(115) and second to fourth input transfer signals to multiplex the receives signals according to a control of the control part(117). A frame alignment signal detector(213) checks information of a first time slot among received multiplexing signals to detect a frame alignment signal. The frame alignment signal detector(213) generates a frame alignment signal generation control signal according to the detected frame alignment signal. A frame alignment signal generator(215) generates a frame alignment signal in response to the frame alignment signal generation control signal. A frame alignment signal inserter(217) removes a frame alignment signal of a first time slot to insert the frame alignment signal to the removed portion. A demultiplexer(211) demultiplexes the received multiplex signals according to a control signal from a control part(219) on the basis of data of the first time slot.
|
