发明名称 D/A CONVERTER CIRCUIT
摘要 PROBLEM TO BE SOLVED: To correct an offset of a D/A output buffer with high accuracy. SOLUTION: The D/A converter is provided with an output voltage generating block 1a that has a plurality of terminals from which voltages according to digital code data are outputted, a fine adjustment output voltage generating block 1b where consecutive output voltages at two analog voltage output terminals selected by the output voltage generating block 1a are given to two input terminals placed at both ends and a plurality of fine adjustment voltages divided between two received analog voltages at an equal interval are outputted, a D/A output buffer block 2 that receives an output voltage from the block 1a or 1b and applies buffer amplification to the input voltage, a successive approximation block 3 that receives output voltages of the blocks 1a, 2 and compares both the voltages, and a switch control means 4 that sequentially selects the fine adjustment voltage at the fine adjustment output voltage generating block 1b supplied to the D/A output buffer block 2 by referencing the comparison result of the block 3.
申请公布号 JP2000196457(A) 申请公布日期 2000.07.14
申请号 JP19980365961 申请日期 1998.12.24
申请人 NEC CORP 发明人 EGUCHI YOSHIKI
分类号 H03M1/66;H03M1/76;(IPC1-7):H03M1/76 主分类号 H03M1/66
代理机构 代理人
主权项
地址