发明名称 Semiconductor device and manufacturing method
摘要 To completely suppress or minimize the voids formed between the insulating substrate and the IC chip in order to prevent the problems of separation and cracking of the chip caused by the aforementioned voids. The present invention is preferably adopted for the Chip Six Package type package or other package types equipped with solder bumps or other external connecting terminals directly beneath the IC chip. For insulating substrate (3), on its chip-carrying surface, there is pattern element (6) in the region beneath the IC chip and free of conductor pattern elements (4) in addition to conductor pattern element (4) for forming electrical connection between the electrode pads and the external connecting terminals of the chip. Said pattern element (6) divides said region into plural small regions A. IC chip (2) is bonded through die paste on insulating substrate (3) such that an end of conductor pattern element (4), pattern element (6) and divided small regions A are covered. Pattern element (6) acts to reduce the shifting of die paste (9) before curing due to the surface tension. As a result, the formation of voids beneath the chip can be completely prevented or minimized.
申请公布号 US6087717(A) 申请公布日期 2000.07.11
申请号 US19980046299 申请日期 1998.03.23
申请人 TEXAS INSTRUMENTS INCORPORATED 发明人 ANO, KAZUAKI;MURATA, KENSHO
分类号 H01L23/12;H01L21/58;H01L23/31;(IPC1-7):H01L23/06 主分类号 H01L23/12
代理机构 代理人
主权项
地址