发明名称 Processor for executing highly efficient VLIW
摘要 A 32-bit instruction 50 is composed of a 4-bit format field 51, a 4-bit operation field 52, and two 12-bit operation fields 59 and 60. The 4-bit operation field 52 can only include (1) an operation code "cc" that indicates a branch operation which uses a stored value of the implicitly indicated constant register 36 as the branch address, or (2) a constant "const". The content of the 4-bit operation field 52 is specified by a format code provided in the format field 51.
申请公布号 US6085306(A) 申请公布日期 2000.07.04
申请号 US19980096715 申请日期 1998.06.12
申请人 MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD 发明人 TAKAYAMA, SHUICHI;HIGAKI, NOBUO
分类号 G06F9/30;G06F9/318;G06F9/38;(IPC1-7):G06F9/28 主分类号 G06F9/30
代理机构 代理人
主权项
地址