发明名称 Interface circuit and interface circuit delay time controlling method
摘要 An interface cell transmits a signal with a delay time corresponding to a delay time control signal. A delay time control circuit consists of a delay chain and a PLL circuit. The delay chain consists of a plurality of series-connected interface cells to a head cell of which a clock signal is supplied, and a delay signal of a clock signal is then fetched from the interface cell at an arbitrary stage. The PLL circuit generates a delay time control signal so as to make phase difference between the clock signal and the delay signal equal. This is true of a delay cell. A phase difference compensation circuit is provided on an output end of a clock line of the integrated circuit to delay an input clock signal based on an input control signal. A phase difference detection circuit receives an output signal of a flip-flop provided on an output end of a data line of the integrated circuit and an output signal of the phase difference compensation circuit, detects phase difference between both output signals and outputs the control signal in response to the phase difference.
申请公布号 US6081146(A) 申请公布日期 2000.06.27
申请号 US19970936117 申请日期 1997.09.24
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 SHIOCHI, MASUZUMI;EGAWA, KANJI
分类号 G06F1/10;H03K5/00;H03K5/135;H03L7/081;(IPC1-7):H03H11/26 主分类号 G06F1/10
代理机构 代理人
主权项
地址
您可能感兴趣的专利