发明名称 CMOS device with improved wiring density
摘要 A method of manufacturing a semiconductor device comprising the following steps: forming first, second, and third wiring layers on a semiconductor substrate; forming first, second, and third cover dielectric layers for covering these wiring layers; forming a first impurity diffusion layer of a P type and a second impurity diffusion layer of an N type in an active region, and forming a third impurity diffusion layer of a P type and a fourth impurity diffusion layer cf an N type in an active region; self-alignably forming a first local wiring layer for connecting the first impurity diffusion layer with the second wiring layer, and self-alignably forming a second local wiring layer for connecting the fourth impurity diffusion layer with the third wiring layer; in an interlayer dielectric layer, self-alignably forming a first contact hole by using the first and third cover dielectric layers as masking layers, and self-alignably forming a second contact hole by using the second cover dielectric layer as a masking layer; and forming fourth and fifth wiring layers in these contact holes, respectively.
申请公布号 US6081016(A) 申请公布日期 2000.06.27
申请号 US19990282035 申请日期 1999.03.30
申请人 SEIKO EPSON CORPORATION 发明人 TANAKA, KAZUO;KUMAGAI, TAKASHI;KARASAWA, JUNICHI;WATANABE, KUNIO
分类号 H01L21/28;H01L21/285;H01L21/60;H01L21/768;H01L21/8238;H01L21/8244;H01L27/092;H01L27/11;(IPC1-7):H01L29/76;H01L29/94;H01L31/062;H01L31/113;H01L31/119 主分类号 H01L21/28
代理机构 代理人
主权项
地址