发明名称 |
Semiconductor integrated circuit device |
摘要 |
A semiconductor integrated circuit device has a plurality of functional blocks. Each of the plurality of functional blocks comprises a DLL circuit for outputting a clock signal, at least one wiring portion for receiving the clock signal at one end thereof, and at least one load circuit for receiving the clock signal from the DLL circuit via the wiring portion. The DLL circuit receives a reference clock signal and a wiring portion and outputs the clock signal so that the phase difference between the reference clock signal and the second clock signal is a predetermined value. Thus, clock skew is reduced even if there is variation due to process.
|
申请公布号 |
US6081145(A) |
申请公布日期 |
2000.06.27 |
申请号 |
US19980096104 |
申请日期 |
1998.06.11 |
申请人 |
KABUSHIKI KAISHA TOSHIBA |
发明人 |
BANDAI, RYOUICHI;SAKAUE, KENJI;FUKUDA, KEIKO |
分类号 |
G06F1/10;H01L21/82;H01L21/822;H01L27/04;H03K3/02;H03K5/13;H03L7/06;(IPC1-7):H03K3/00 |
主分类号 |
G06F1/10 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|