发明名称 |
PLL circuit and its automatic adjusting circuit |
摘要 |
A 1/N programmable frequency divider for dividing the frequency of an output clock CLK1 from a VCO is connected between the VCO and a phase comparator in a PLL circuit. An adjusting circuit includes a counter for detecting a half-value of the frequency and for addressing a table ROM to make it read out a program data N and target value TV, a counter for detecting a half-value of the frequency of the output clock CLK from the 1/N programmable frequency divider, a digital comparator for comparing the count value of the counter and the target value TV and an up/down counter for incrementing or decrementing is count CFV in accordance with the comparison result, the count CFV being provided to the control input of the VCO.
|
申请公布号 |
US6078633(A) |
申请公布日期 |
2000.06.20 |
申请号 |
US19970923640 |
申请日期 |
1997.09.04 |
申请人 |
FUJITSU LIMITED |
发明人 |
SHIOTSU, SHINICHI;TAMAMURA, MASAYA |
分类号 |
H03L7/095;H03L7/099;H03L7/10;H03L7/183;(IPC1-7):H03D3/24 |
主分类号 |
H03L7/095 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|