发明名称 |
Memory control apparatus having data retention capabilities |
摘要 |
A first sense amplifier reads from a first memory cell array at a normal equilibrium point between a read-"0" operation and a read-"1" operation. A second sense amplifier detects data dissipation by reading data at an equilibrium point higher than the normal equilibrium point, from a second memory cell array provided for detection of data dissipation and having the same characteristic as the first memory cell array. An interrupt control circuit issues an interrupt request to a CPU so as to stop its operation. Subsequently, in response to an instruction from a memory overwrite control circuit, a write/read/erasure control circuit overwrites data stored in the first memory cell array.
|
申请公布号 |
US6075731(A) |
申请公布日期 |
2000.06.13 |
申请号 |
US19990330220 |
申请日期 |
1999.06.11 |
申请人 |
MITSUBISHI DENKI KABUSHIKI KAISHA |
发明人 |
HAMAKAWA, AKIRA;SUGITA, KAZUYA |
分类号 |
G11C16/02;G06F13/42;(IPC1-7):G11C7/00 |
主分类号 |
G11C16/02 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|